[PATCH v3] driver: aspeed: g6: Fix PWMG0 pinctrl setting

Linus Walleij linus.walleij at linaro.org
Mon Jan 4 10:03:02 EST 2021

Previous message (by thread): [PATCH v5 4/4] arm: dts: visconti: Add DT support for Toshiba Visconti5 GPIO driver
Next message (by thread): [PATCH v3 0/5] Remove LPC register partitioning
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On Thu, Dec 17, 2020 at 3:50 AM Billy Tsai <billy_tsai at aspeedtech.com> wrote:

> The SCU offset for signal PWM8 in group PWM8G0 is wrong, fix it from
> SCU414 to SCU4B4.
>
> Signed-off-by: Billy Tsai <billy_tsai at aspeedtech.com>

Patch applied for fixes.

Yours,
Linus Walleij

Previous message (by thread): [PATCH v5 4/4] arm: dts: visconti: Add DT support for Toshiba Visconti5 GPIO driver
Next message (by thread): [PATCH v3 0/5] Remove LPC register partitioning
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the linux-arm-kernel mailing list