[EXT] Re: [PATCH 02/11] dts: mvebu: Update A8K AP806 SDHCI settings

[Kostya Porotchkin]

> -----Original Message-----
> From: Russell King - ARM Linux admin <linux at armlinux.org.uk>
> Sent: Wednesday, February 3, 2021 16:39
> To: Kostya Porotchkin <kostap at marvell.com>
> Cc: Baruch Siach <baruch at tkos.co.il>; linux-kernel at vger.kernel.org;
> devicetree at vger.kernel.org; andrew at lunn.ch; jaz at semihalf.com;
> gregory.clement at bootlin.com; Nadav Haklai <nadavh at marvell.com>;
> robh+dt at kernel.org; Stefan Chulski <stefanc at marvell.com>;
> mw at semihalf.com; Ben Peled <bpeled at marvell.com>;
> sebastian.hesselbarth at gmail.com; linux-arm-kernel at lists.infradead.org
> Subject: Re: [EXT] Re: [PATCH 02/11] dts: mvebu: Update A8K AP806 SDHCI
> settings
> 
> On Wed, Feb 03, 2021 at 02:37:22PM +0000, Kostya Porotchkin wrote:
> > Hi, Baruch,
> >
> > > -----Original Message-----
> > > From: Baruch Siach <baruch at tkos.co.il>
> > > Sent: Wednesday, February 3, 2021 15:59
> > > To: Kostya Porotchkin <kostap at marvell.com>
> > > Cc: linux-kernel at vger.kernel.org; devicetree at vger.kernel.org;
> > > andrew at lunn.ch; jaz at semihalf.com; gregory.clement at bootlin.com;
> > > linux at armlinux.org.uk; Nadav Haklai <nadavh at marvell.com>;
> > > robh+dt at kernel.org; Stefan Chulski <stefanc at marvell.com>;
> > > mw at semihalf.com; Ben Peled <bpeled at marvell.com>;
> > > sebastian.hesselbarth at gmail.com;
> > > linux-arm-kernel at lists.infradead.org
> > > Subject: [EXT] Re: [PATCH 02/11] dts: mvebu: Update A8K AP806 SDHCI
> > > settings
> > >
> > > External Email
> > >
> > > --------------------------------------------------------------------
> > > --
> > > Hi Konstantin,
> > >
> > > On Wed, Feb 03 2021, kostap at marvell.com wrote:
> > > > From: Konstantin Porotchkin <kostap at marvell.com>
> > > >
> > > > Update the settings for AP806 SDHCI interface according to latest
> > > > Xenon drivers changes.
> > > > - no need to select the PHY slow mode anymore
> > >
> > > Why? Has anything changed since the introduction of
> > > marvell,xenon-phy-slow- mode?
> > [KP] AP806 B0, AP807 and later do not need the "slow mode" set by the
> default.
> > The HWE-7296210 errata is not applicable to these components and they
> > are able to run  AP SDHCI in HS400 8-bit mode.
> 
> So what about all those people, such as me, who have A0 silicon on their
> Macchiatobin boards?
> 
> You can't just go around removing DT properties like this.
> 
[KP] So for older systems this "slow mode" parameter could be set on the board level.
When it is set in ap80x,dtsi file it downgrades all systems to HS-SDR52, even if they support HS400 on AP side.
MacchiatoBIN AP eMMC is connected to 3.3v regulator and has "no-1-8-v" flag set, so it should remain in low speed anyway.

> --
> RMK's Patch system: https://urldefense.proofpoint.com/v2/url?u=https-
> 3A__www.armlinux.org.uk_developer_patches_&d=DwIBAg&c=nKjWec2b6R0
> mOyPaz7xtfQ&r=-
> N9sN4p5NSr0JGQoQ_2UCOgAqajG99W1EbSOww0WU8o&m=yMC9YPQXZUm
> QPwlD7KCTVoVTPXCTQwTXD2yVsAo6sxA&s=OuBO2QArzHvV4k_vsNZdmSoDX
> rL4Q_voTqxrlYU6KKE&e=
> FTTP is here! 40Mbps down 10Mbps up. Decent connectivity at last!