[RFC please help] membarrier: Rewrite sync_core_before_usermode()
Russell King - ARM Linux admin
linux at armlinux.org.uk
Mon Dec 28 05:25:37 EST 2020
On Sun, Dec 27, 2020 at 01:36:13PM -0800, Andy Lutomirski wrote:
> On Sun, Dec 27, 2020 at 12:18 PM Mathieu Desnoyers
> <mathieu.desnoyers at efficios.com> wrote:
> > ----- On Dec 27, 2020, at 1:28 PM, Andy Lutomirski luto at kernel.org wrote:
> > >
> > > I admit that I'm rather surprised that the code worked at all on arm64,
> > > and I'm suspicious that it has never been very well tested. My apologies
> > > for not reviewing this more carefully in the first place.
> > Please refer to Documentation/features/sched/membarrier-sync-core/arch-support.txt
> > It clearly states that only arm, arm64, powerpc and x86 support the membarrier
> > sync core feature as of now:
> Sigh, I missed arm (32). Russell or ARM folks, what's the right
> incantation to make the CPU notice instruction changes initiated by
> other cores on 32-bit ARM?
You need to call flush_icache_range(), since the changes need to be
flushed from the data cache to the point of unification (of the Harvard
I and D), and the instruction cache needs to be invalidated so it can
then see those updated instructions. This will also take care of the
necessary barriers that the CPU requires for you.
... as documented in Documentation/core-api/cachetlb.rst and so
should be available on every kernel supported CPU.
RMK's Patch system: https://www.armlinux.org.uk/developer/patches/
FTTP is here! 40Mbps down 10Mbps up. Decent connectivity at last!
More information about the linux-arm-kernel