[PATCH 6/7] iommu/arm-smmu-v3: Add support for PCI ATS

Joerg Roedel joro at 8bytes.org
Tue May 30 03:28:31 PDT 2017


On Wed, May 24, 2017 at 07:01:42PM +0100, Jean-Philippe Brucker wrote:
> * TLB invalidation by range is batched and committed with a single sync.
>   Batching ATC invalidation is inconvenient, endpoints limit the number of
>   inflight invalidations. We'd have to count the number of invalidations
>   queued and send a sync periodically. In addition, I suspect we always
>   need a sync between TLB and ATC invalidation for the same page.

This sounds like the number of outstanding ATS invalidations is not
managed by the SMMU hardware, is that right?


	Joerg




More information about the linux-arm-kernel mailing list