[PATCH v3 00/18] clocksource/arch_timer: Errata workaround infrastructure rework
Catalin Marinas
catalin.marinas at arm.com
Thu Apr 6 09:27:14 PDT 2017
Hi Daniel,
On Tue, Apr 04, 2017 at 06:18:08PM +0100, Marc Zyngier wrote:
> Marc Zyngier (18):
> arm64: Allow checking of a CPU-local erratum
> arm64: Add CNTVCT_EL0 trap handler
> arm64: Define Cortex-A73 MIDR
> arm64: cpu_errata: Allow an erratum to be match for all revisions of a
> core
> arm64: cpu_errata: Add capability to advertise Cortex-A73 erratum
> 858921
> arm64: arch_timer: Add infrastructure for multiple erratum detection
> methods
> arm64: arch_timer: Add erratum handler for CPU-specific capability
> arm64: arch_timer: Move arch_timer_reg_read/write around
> arm64: arch_timer: Get rid of erratum_workaround_set_sne
> arm64: arch_timer: Rework the set_next_event workarounds
> arm64: arch_timer: Make workaround methods optional
> arm64: arch_timer: Allows a CPU-specific erratum to only affect a
> subset of CPUs
> arm64: arch_timer: Move clocksource_counter and co around
> arm64: arch_timer: Save cntkctl_el1 as a per-cpu variable
> arm64: arch_timer: Enable CNTVCT_EL0 trap if workaround is enabled
> arm64: arch_timer: Workaround for Cortex-A73 erratum 858921
> arm64: arch_timer: Allow erratum matching with ACPI OEM information
> arm64: arch_timer: Add HISILICON_ERRATUM_161010101 ACPI matching data
Are you happy to take the arch_timer patches above? If yes, Marc can
create a common branch with the first 5 patches which I will merge in
the arm64 tree. You can then pull the whole series into your tree.
Thanks.
--
Catalin
More information about the linux-arm-kernel
mailing list