[PATCH v3 4/6] mfd: dt: Add bindings for the Aspeed LPC Host Controller (LHC)
Linus Walleij
linus.walleij at linaro.org
Wed Dec 7 07:12:29 PST 2016
On Tue, Dec 6, 2016 at 3:53 AM, Andrew Jeffery <andrew at aj.id.au> wrote:
> The LPC bus pinmux configuration on fifth generation Aspeed SoCs depends
> on bits in both the System Control Unit and the LPC Host Controller.
>
> The Aspeed LPC Host Controller is described as a child node of the
> LPC host-range syscon device for arbitration of access by the host
> controller and pinmux drivers.
>
> Signed-off-by: Andrew Jeffery <andrew at aj.id.au>
Reviewed-by: Linus Walleij <linus.walleij at linaro.org>
Yours,
Linus Walleij
More information about the linux-arm-kernel
mailing list