[PATCH 2/2] irqchip/Layerscape: Add Layerscape MSI controller support

Li Yang leoli at freescale.com
Fri Sep 25 09:37:16 PDT 2015

On Thu, Sep 17, 2015 at 4:28 AM, Minghuan Lian
<Minghuan.Lian at freescale.com> wrote:
> Some SoC of Freescale Layerscape provide a kind of MSI controller
> which uses two registers MSIIR and MSIR to support 32 MSI
> interrupts for each PCIe controller. The patch is to support it.

If this only applies to LS1 please say explicitly that this is only
for Layerscape 1 series in the title, commit message and code comment.
It seems that we are not delivering a consistent message here.
Although I don't even know if associating this with LS 1 series will
stay true in the future.  Maybe we should instead mention it as MSI
controller with an old GIC?


More information about the linux-arm-kernel mailing list