[PATCH v2 2/2] PCI: designware: use iATU0 for cfg and IO, iATU1 for MEM
Pratyush Anand
pratyush.anand at gmail.com
Wed May 20 08:42:28 PDT 2015
On Thu, Apr 30, 2015 at 1:52 PM, Jisheng Zhang <jszhang at marvell.com> wrote:
> Most transactions' type are cfg0 and MEM, so the Current iATU usage is not
> balanced, iATU0 is hot while iATU1 is rarely used. This patch refactors
> the iATU usage: iATU0 for cfg and IO, iATU1 for MEM. This allocation
> ideas comes from Minghuan Lian <Minghuan.Lian at freescale.com>:
>
> http://www.spinics.net/lists/linux-pci/msg40440.html
>
> Signed-off-by: Jisheng Zhang <jszhang at marvell.com>
Nice optimization of resources. Thanks :)
Acked-by: Pratyush Anand <pratyush.anand at gmail.com>
More information about the linux-arm-kernel
mailing list