[PATCH] ARM: mvebu: Conform L2CC node with ePAPR specification by adding cache-level
Gregory CLEMENT
gregory.clement at free-electrons.com
Thu Mar 19 03:12:52 PDT 2015
On 18/03/2015 17:12, Thomas Petazzoni wrote:
> Dear Gregory CLEMENT,
>
> On Tue, 17 Mar 2015 17:33:54 +0100, Gregory CLEMENT wrote:
>> For L2 cache controller node, cache-level property is mandatory. Let's
>> add it to Armada 370 and Armada XP device tree.
>>
>> Signed-off-by: Gregory CLEMENT <gregory.clement at free-electrons.com>
>
> Reviewed-by: Thomas Petazzoni <thomas.petazzoni at free-electrons.com>
applied on mvebu/dt with Thomas tag
Thanks,
Gregory
>
> Thanks,
>
> Thomas
>
--
Gregory Clement, Free Electrons
Kernel, drivers, real-time and embedded Linux
development, consulting, training and support.
http://free-electrons.com
More information about the linux-arm-kernel
mailing list