[PATCH 04/10] ARM: zx: add initial L2CC initialization
jszhang at marvell.com
Sun Mar 15 20:04:48 PDT 2015
On Sun, 15 Mar 2015 19:48:33 -0700
Shawn Guo <shawn.guo at linaro.org> wrote:
> On Sat, Mar 14, 2015 at 10:22:39PM +0100, Arnd Bergmann wrote:
> > On Saturday 14 March 2015 19:49:39 Jun Nie wrote:
> > > Add an initial L2 Cache controller initialization.
> > >
> > > Signed-off-by: Jun Nie <jun.nie at linaro.org>
> > >
> > This should not be needed at all, we expect all platforms
> > to describe the l2 cache controller in DT to the degree
> > that is required to have it probed automatically.
> > Is there any special requirement about this platform that
> > makes this impossible?
> The L2 device tree bindings do not cover PREFETCH_CTRL and POWER_CTRL
> registers. I do not remember, but there might be some reason that these
> registers are not defined by DT bindings, e.g. POWER_CTRL is not
> available on all pl310 revisions?
The key may be PREFETCH_CTRL can only be accessed in Secure World. So the
community require firmware/bootloader to do the setting rather than rely
on linux kernel.
More information about the linux-arm-kernel