[PATCH 3/8] iommu/arm-smmu: fix the values of ARM64_TCR_IRGN0_SHIFT and ARM64_TCR_ORGN0_SHIFT
Will Deacon
will.deacon at arm.com
Mon Jun 29 10:25:32 PDT 2015
On Fri, Jun 26, 2015 at 09:32:59AM +0100, Zhen Lei wrote:
> In context descriptor, the offset of IR0 is 8, the offset of OR0 is 10.
>
> Signed-off-by: Zhen Lei <thunder.leizhen at huawei.com>
> ---
> drivers/iommu/arm-smmu-v3.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/iommu/arm-smmu-v3.c b/drivers/iommu/arm-smmu-v3.c
> index 2a5f810..43120ad 100644
> --- a/drivers/iommu/arm-smmu-v3.c
> +++ b/drivers/iommu/arm-smmu-v3.c
> @@ -269,10 +269,10 @@
> #define ARM64_TCR_TG0_SHIFT 14
> #define ARM64_TCR_TG0_MASK 0x3UL
> #define CTXDESC_CD_0_TCR_IRGN0_SHIFT 8
> -#define ARM64_TCR_IRGN0_SHIFT 24
> +#define ARM64_TCR_IRGN0_SHIFT 8
> #define ARM64_TCR_IRGN0_MASK 0x3UL
> #define CTXDESC_CD_0_TCR_ORGN0_SHIFT 10
> -#define ARM64_TCR_ORGN0_SHIFT 26
> +#define ARM64_TCR_ORGN0_SHIFT 10
> #define ARM64_TCR_ORGN0_MASK 0x3UL
> #define CTXDESC_CD_0_TCR_SH0_SHIFT 12
> #define ARM64_TCR_SH0_SHIFT 12
I don't understand this patch.
The ARM64_* definitions correspond to the CPU architecture, whilst the
CTXDESC_* definitions correspond to the SMMUv3 CD description.
What problem are you seeing?
Will
More information about the linux-arm-kernel
mailing list