L2 Cache enable on i.MX5
festevam at gmail.com
Thu Jun 25 14:29:13 PDT 2015
On Wed, Jun 24, 2015 at 7:53 PM, Robert Daniels
<robert.daniels at vantagecontrols.com> wrote:
> I see - so the boot loader is not supposed to enable the L2 cache and it should
> not be enabled until after the decompressor runs.
> In that case, where should the kernel be enabling the L2 cache? I'm using the
> 3.14 kernel for this i.MX53 product and the L2 cache is definitely not enabled.
> I see that there is a imx_init_l2cache defined which is being called by the imx6
> and imx35 platform code but it is not being called for the i.mx5... should it?
Should we enable the L2 cache like it is done in Barebox?
@@ -25,7 +25,13 @@
static void __init imx53_init_early(void)
+ unsigned int r;
+ __asm__ __volatile__("mrc 15, 0, %0, c1, c0, 1":"=r"(r));
+ r |= 1 << 1; /* enable L2 cache */
+ __asm__ __volatile__("mcr 15, 0, %0, c1, c0, 1" : : "r"(r));
static void __init imx53_dt_init(void)
More information about the linux-arm-kernel