[PATCH v4 0/6] clk: sun6i: Unify AHB1 clock and fix rate calculation

[Maxime Ripard]

On Sun, Nov 23, 2014 at 12:33:19PM +0800, Chen-Yu Tsai wrote:
> Hi everyone,
> 
> This is v4 of the sun6i AHB1 clock unification series. This series
> unifies the mux and divider parts of the AHB1 clock found on sun6i
> and sun8i, while also adding support for the pre-divider on the
> PLL6 input.
> 
> The rate calculation logic must factor in which parent it is using to
> calculate the rate, to decide whether to use the pre-divider or not.
> This is beyond the original factors clk design in sunxi. To avoid
> feature bloat, this is implemented as a seperate composite clk.
> 
> The new clock driver is registered with a separate OF_CLK_DECLARE.
> As it shares its register with the APB1 div clock, thus shares the same
> spinlock, it cannot reside in a separate file.
> 
> This series also fixes up the PLL6 clock. Those patches were merged
> and are included for completeness.

Please don't do that. Now, I have no idea what should be merged, and
what not.

Maxime

-- 
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: Digital signature
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20141125/51a19203/attachment.sig>