[PATCH 2/8] ARM: imx: add clocking support code for the IMX50 SoC
Sascha Hauer
s.hauer at pengutronix.de
Tue Oct 22 08:27:08 EDT 2013
Hi Greg,
On Fri, Oct 18, 2013 at 04:04:14PM +1000, gerg at uclinux.org wrote:
> From: Greg Ungerer <gerg at uclinux.org>
>
> Add code to support the specific clock tree of the Freescale IMX50 SoC.
> It can use much of the common IMX51/IMX53 clocking code.
>
> Signed-off-by: Greg Ungerer <gerg at uclinux.org>
> ---
> + clk_register_clkdev(clk[i2c3_gate], NULL, "imx21-i2c.2");
> + clk_register_clkdev(clk[fec_gate], NULL, "imx25-fec.0");
> + clk_register_clkdev(clk[usb_phy1_gate], "usb_phy1", "mxc-ehci.0");
> + clk_register_clkdev(clk[esdhc1_ipg_gate], "ipg", "sdhci-esdhc-imx50.0");
> + clk_register_clkdev(clk[dummy], "ahb", "sdhci-esdhc-imx50.0");
> + clk_register_clkdev(clk[esdhc1_per_gate], "per", "sdhci-esdhc-imx50.0");
> + clk_register_clkdev(clk[esdhc2_ipg_gate], "ipg", "sdhci-esdhc-imx50.1");
> + clk_register_clkdev(clk[dummy], "ahb", "sdhci-esdhc-imx50.1");
> + clk_register_clkdev(clk[esdhc2_per_gate], "per", "sdhci-esdhc-imx50.1");
> + clk_register_clkdev(clk[esdhc3_ipg_gate], "ipg", "sdhci-esdhc-imx50.2");
> + clk_register_clkdev(clk[dummy], "ahb", "sdhci-esdhc-imx50.2");
> + clk_register_clkdev(clk[esdhc3_per_gate], "per", "sdhci-esdhc-imx50.2");
> + clk_register_clkdev(clk[esdhc4_ipg_gate], "ipg", "sdhci-esdhc-imx50.3");
> + clk_register_clkdev(clk[dummy], "ahb", "sdhci-esdhc-imx50.3");
> + clk_register_clkdev(clk[esdhc4_per_gate], "per", "sdhci-esdhc-imx50.3");
The above shouldn't be needed with dt-only support. On i.MX51/53 these
are only needed for platform based support.
Sascha
--
Pengutronix e.K. | |
Industrial Linux Solutions | http://www.pengutronix.de/ |
Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
More information about the linux-arm-kernel
mailing list