v7_flush_kern_cache_louis flushes up to L2?
hechtb at gmail.com
Wed Apr 10 06:43:13 EDT 2013
I've got a Cortex-A9 UP with a L2 and want to submit some PM code I've
written. Just to make sure I've made no mistake, it would be very
helpful if you can confirm a hypothesis I use in my code:
v7_flush_kern_cache_louis: Flush the data cache up to Level of
Unification Inner Shareable
This flushes the data out up to the L2, right? The ARM docs say that
the Point of Unification would be my L2. I'm a bit confused by the
term "Level of Unification Inner Shareable" (that states that in an
SMP system L1 coherency is guaranteed and all is flushed to the L2?).
More information about the linux-arm-kernel