Shilimkar, Santosh wrote: > There was a memory write barrier missing before the DMA descriptors > are handed over to DMA controller. On that note, are the cache flush functions implicit memory barriers? -- Jamie