AACI broken with commit 29a4f2d3
Mark Brown
broonie at opensource.wolfsonmicro.com
Fri Mar 26 10:15:55 EDT 2010
On Fri, Mar 26, 2010 at 02:12:14PM +0000, Catalin Marinas wrote:
> On Fri, 2010-03-26 at 14:08 +0000, Mark Brown wrote:
> > On Fri, Mar 26, 2010 at 01:54:45PM +0000, Catalin Marinas wrote:
> > > But the above says "the power down control and status register (0x26) of
> > > the CODEC". So this refers to the AC97 registers rather than the AACI
> > > registers. Your patch reads from the AACI registers. The AC97 registers
> > > I think are access with aaci_ac97_(read|write) functions.
> > Yes, they are - but note that some CODECs will power up in low power
> > mode and therefore attempts to read immediately after the controller
> > probe function starts executing may fail until the controller has issued
> > a warm reset.
> Yes, possibly. But my point is that accessing offset 0x26 in the AACI
> register space has nothing to do with the AC97 power register. At offset
> 0x26 in the AACI register space you find the top part of the AACIIE2
> register (if you can even read this as a half-word).
Oh, absolutely (see my earlier reply). I just wanted to be clear that
if there was some confusion about actually interacting with the CODEC
register map there's a problem there.
More information about the linux-arm-kernel
mailing list