No subject


Fri Nov 6 13:01:15 EST 2009


working as intended.

The only explaination I have at present is that the CPU is buggy, and
for whatever reason, it _is_ caching the values for a C=0 B=1 mapping.
Maybe not a buggy L1 but a buggy L2 cache?

No idea, I know nothing about Feroceon CPUs, so I'm afraid its up to
others to investigate why they're having this problem.  All I can say
is that from the kernel point of view, the kernel is doing everything
it should.



More information about the linux-arm-kernel mailing list