Russell, this patch series fixes the cache coherency due to the speculative prefetch issue . but what about the case were the cpu prefetches address from I/O registers (when the cpu the manager mode)? saeed