[PATCH v2 2/5] arm64: dts: meson: fix PHY deassert timing requirements
Martin Blumenstingl
martin.blumenstingl at googlemail.com
Sat Dec 5 08:14:29 EST 2020
On Tue, Dec 1, 2020 at 2:21 PM Stefan Agner <stefan at agner.ch> wrote:
>
> According to the datasheet (Rev. 1.9) the RTL8211F requires at least
> 72ms "for internal circuits settling time" before accessing the PHY
> egisters. This fixes an issue seen on ODROID-C2 where the Ethernet
> link doesn't come up when using ip link set down/up:
> [ 6630.714855] meson8b-dwmac c9410000.ethernet eth0: Link is Down
> [ 6630.785775] meson8b-dwmac c9410000.ethernet eth0: PHY [stmmac-0:00] driver [RTL8211F Gigabit Ethernet] (irq=36)
> [ 6630.893071] meson8b-dwmac c9410000.ethernet: Failed to reset the dma
> [ 6630.893800] meson8b-dwmac c9410000.ethernet eth0: stmmac_hw_setup: DMA engine initialization failed
> [ 6630.902835] meson8b-dwmac c9410000.ethernet eth0: stmmac_open: Hw setup failed
>
> Fixes: f29cabf240ed ("arm64: dts: meson: use the generic Ethernet PHY reset GPIO bindings")
> Signed-off-by: Stefan Agner <stefan at agner.ch>
with the "registers" typo above fixed:
Reviewed-by: Martin Blumenstingl <martin.blumenstingl at googlemail.com>
More information about the linux-amlogic
mailing list