[LEDE-DEV] [PATCH 3/4] DTS file for the tew827dru
John Crispin
john at phrozen.org
Thu Sep 8 00:14:52 PDT 2016
On 08/09/2016 07:04, J Mo wrote:
> Signed-off-by: jmomo <jmomo at jmomo.net>
> ---
> .../arch/arm/boot/dts/qcom-ipq8064-tew827dru.dts | 357 +++++++++++++++++++++
> 1 file changed, 357 insertions(+)
> create mode 100644 target/linux/ipq806x/files/arch/arm/boot/dts/qcom-ipq8064-tew827dru.dts
>
> diff --git a/target/linux/ipq806x/files/arch/arm/boot/dts/qcom-ipq8064-tew827dru.dts b/target/linux/ipq806x/files/arch/arm/boot/dts/qcom-ipq8064-tew827dru.dts
> new file mode 100644
> index 0000000..16299d9
> --- /dev/null
> +++ b/target/linux/ipq806x/files/arch/arm/boot/dts/qcom-ipq8064-tew827dru.dts
> @@ -0,0 +1,357 @@
> +#include "qcom-ipq8064-v1.0.dtsi"
> +#include <dt-bindings/input/input.h>
> +
> +/ {
> + model = "TRENDnet TEW-827DRU";
> + compatible = "trendnet,tew827dru", "qcom,ipq8064";
> +
> + memory at 0 {
> + reg = <0x42000000 0x1e000000>;
> + device_type = "memory";
> + };
> +
> + reserved-memory {
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges;
> + rsvd at 41200000 {
> + reg = <0x41200000 0x300000>;
> + no-map;
> + };
> + };
> +
> + aliases {
> + serial0 = &uart4;
> + mdio-gpio0 = &mdio0;
> + };
> +
> + chosen {
> + bootargs = "console=ttyMSM0,115200n8 ubi.mtd=11 ubi.block=0,1 root=/dev/ubiblock0_1 rootfstype=squashfs";
> + linux,stdout-path = "serial0:115200n8";
> +
> + };
> +
> + soc {
> + pinmux at 800000 {
> + i2c4_pins: i2c4_pinmux {
> + pins = "gpio12", "gpio13";
> + function = "gsbi4";
> + bias-disable;
> + };
> +
> + spi_pins: spi_pins {
> + mux {
> + pins = "gpio18", "gpio19", "gpio21";
> + function = "gsbi5";
> + drive-strength = <10>;
> + bias-none;
> + };
> + };
> + nand_pins: nand_pins {
> + mux {
> + pins = "gpio34", "gpio35", "gpio36",
> + "gpio37", "gpio38", "gpio39",
> + "gpio40", "gpio41", "gpio42",
> + "gpio43", "gpio44", "gpio45",
> + "gpio46", "gpio47";
> + function = "nand";
> + drive-strength = <10>;
> + bias-disable;
> + };
> + pullups {
> + pins = "gpio39";
> + bias-pull-up;
> + };
> + hold {
> + pins = "gpio40", "gpio41", "gpio42",
> + "gpio43", "gpio44", "gpio45",
> + "gpio46", "gpio47";
> + bias-bus-hold;
> + };
> + };
> +
> + mdio0_pins: mdio0_pins {
> + mux {
> + pins = "gpio0", "gpio1";
> + function = "gpio";
> + drive-strength = <8>;
> + bias-disable;
> + };
> + };
> +
> + rgmii2_pins: rgmii2_pins {
> + mux {
> + pins = "gpio27", "gpio28", "gpio29", "gpio30", "gpio31", "gpio32",
> + "gpio51", "gpio52", "gpio59", "gpio60", "gpio61", "gpio62" ;
> + function = "rgmii2";
> + drive-strength = <8>;
> + bias-disable;
> + };
> + };
> + };
> +
> + gsbi at 16300000 {
> + qcom,mode = <GSBI_PROT_I2C_UART>;
> + status = "ok";
> +
> + uart4: serial at 16340000 {
> + status = "ok";
> + };
> + /*
> + * The i2c device on gsbi4 should not be enabled.
> + * On ipq806x designs gsbi4 i2c is meant for exclusive
> + * RPM usage. Turning this on in kernel manifests as
> + * i2c failure for the RPM.
> + */
> + };
> +
> + phy at 100f8800 { /* USB3 port 1 HS phy */
> + status = "ok";
> + };
> +
> + phy at 100f8830 { /* USB3 port 1 SS phy */
> + status = "ok";
> + };
> +
> + phy at 110f8800 { /* USB3 port 0 HS phy */
> + status = "ok";
> + };
> +
> + phy at 110f8830 { /* USB3 port 0 SS phy */
> + status = "ok";
> + };
> +
> + usb30 at 0 {
> + status = "ok";
> + };
> +
> + usb30 at 1 {
> + status = "ok";
> + };
> +
> + pcie0: pci at 1b500000 {
> + status = "ok";
> + phy-tx0-term-offset = <7>;
> + };
> +
> + pcie1: pci at 1b700000 {
> + status = "ok";
> + phy-tx0-term-offset = <7>;
> + };
> +
> + pcie2: pci at 1b900000 {
> + status = "ok";
> + phy-tx0-term-offset = <7>;
> + };
> +
> + nand at 1ac00000 {
> + status = "ok";
> +
> + pinctrl-0 = <&nand_pins>;
> + pinctrl-names = "default";
> +
> + nand-ecc-strength = <4>;
> + nand-bus-width = <8>;
> +
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + // Many of these partitions have the "0:" prepend in smeminfo, but OEM firmware lacks this in dts. We will do the same.
> + // https://lkml.org/lkml/2015/8/18/367
you can remove this comment
> +
> + SBL1 at 0 {
> + label = "SBL1";
> + reg = <0x0000000 0x0040000>;
> + read-only;
> + };
> +
> + MIBIB at 40000 {
> + label = "MIBIB";
> + reg = <0x0040000 0x0140000>;
> + read-only;
> + };
> +
> + SBL2 at 180000 {
> + label = "SBL2";
> + reg = <0x0180000 0x0140000>;
> + read-only;
> + };
> +
> + SBL3 at 2c0000 {
> + label = "SBL3";
> + reg = <0x02c0000 0x0280000>;
> + read-only;
> + };
> +
> + DDRCONFIG at 540000 {
> + label = "DDRCONFIG";
> + reg = <0x0540000 0x0120000>;
> + read-only;
> + };
> +
> + SSD at 660000 {
> + label = "SSD";
> + reg = <0x0660000 0x0120000>;
> + read-only;
> + };
> +
> + TZ at 780000 {
> + label = "TZ";
> + reg = <0x0780000 0x0280000>;
> + read-only;
> + };
> +
> + RPM at a00000 {
> + label = "RPM";
> + reg = <0x0a00000 0x0280000>;
> + read-only;
> + };
> +
> + APPSBL at 53a0000 {
> + label = "APPSBL";
> + reg = <0x53a0000 0x500000>;
> + read-only;
> + };
> +
> + APPSBLENV at 1180000{
> + label = "APPSBLENV";
> + reg = <0x1180000 0x80000>;
> + read-only;
> + };
> +
> + ART at 1180000 {
> + label = "ART";
> + reg = <0x1200000 0x140000>;
> + read-only;
> + };
> +
> + rootfs at 58a0000 {
> + label = "rootfs";
> + reg = <0x58a0000 0x4000000>;
> + };
> +
> + BOOTCONFIG at 5340000{
> + label = "BOOTCONFIG";
> + reg = <0x5340000 0x60000>;
> + read-only;
> + };
> +
> + APPSBL_1 at c80000{
> + label = "APPSBL_1";
> + reg = <0xc80000 0x500000>;
> + read-only;
> + };
> +
> + rootfs_1 at 1340000 {
> + label = "rootfs_1";
> + reg = <0x1340000 0x4000000>;
> + };
> +
> + };
> +
> + mdio0: mdio {
> + compatible = "virtual,mdio-gpio";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + gpios = <&qcom_pinmux 1 0 &qcom_pinmux 0 0>;
> + pinctrl-0 = <&mdio0_pins>;
> + pinctrl-names = "default";
> +
> + phy0: ethernet-phy at 0 {
> + device_type = "ethernet-phy";
> + reg = <0>;
> + qca,ar8327-initvals = <
> + 0x00004 0x7600000 /* PAD0_MODE */
> + 0x00008 0x1000000 /* PAD5_MODE */
> + 0x0000c 0x80 /* PAD6_MODE */
> + 0x000e4 0x6a545 /* MAC_POWER_SEL */
> + 0x000e0 0xc74164de /* SGMII_CTRL */
> + 0x0007c 0x4e /* PORT0_STATUS */
> + 0x00094 0x4e /* PORT6_STATUS */
> + >;
> + };
> +
> + phy4: ethernet-phy at 4 {
> + device_type = "ethernet-phy";
> + reg = <4>;
> + };
> + };
> +
> + // WAN eth0
> + gmac1: ethernet at 37200000 {
> + status = "ok";
> + phy-mode = "rgmii";
> + qcom,id = <1>;
> + qcom,phy_mdio_addr = <4>;
> + qcom,poll_required = <1>;
> + qcom,rgmii_delay = <0>;
> + qcom,emulation = <0>;
> + pinctrl-0 = <&rgmii2_pins>;
> + pinctrl-names = "default";
> + fixed-link {
> + speed = <1000>;
> + full-duplex;
> + };
> + };
> +
> + // LAN eth1
> + gmac2: ethernet at 37400000 {
> + status = "ok";
> + phy-mode = "sgmii";
> + qcom,id = <2>;
> + qcom,phy_mdio_addr = <0>; /* none */
> + qcom,poll_required = <0>; /* no polling */
> + qcom,rgmii_delay = <0>;
> + qcom,emulation = <0>;
> + fixed-link {
> + speed = <1000>;
> + full-duplex;
> + };
> + };
> +
> + };
> +
> + gpio-keys {
> + compatible = "gpio-keys";
> +
> + rfkill {
> + label = "rfkill";
> + gpios = <&qcom_pinmux 9 1>;
> + linux,code = <KEY_RFKILL>;
> + };
> +
> + reset {
> + label = "reset";
> + gpios = <&qcom_pinmux 54 1>;
> + linux,code = <KEY_RESTART >;
> + };
> +
> + wps {
> + label = "wps";
> + gpios = <&qcom_pinmux 67 1>;
> + linux,code = <KEY_WPS_BUTTON>;
> + };
> + };
> +
> + gpio-leds {
> + compatible = "gpio-leds";
> +
> + usb {
> + label = "tew827dru:blue:usb";
> + gpios = <&qcom_pinmux 7 1>;
> + default-state = "off";
> + };
> +
> + power {
> + label = "tew827dru:blue:power";
> + gpios = <&qcom_pinmux 53 1>;
> + default-state = "off";
> + linux,default-trigger = "heartbeat";
> + };
> + };
> +};
> +
> +&adm_dma {
> + status = "ok";
> +};
> +
>
More information about the Lede-dev
mailing list