[source] ipq806x: fix pci pins
LEDE Commits
lede-commits at lists.infradead.org
Wed Nov 16 02:11:09 PST 2016
blogic pushed a commit to source.git, branch master:
https://git.lede-project.org/bb8f5162fd76bba8a5bf661f674f4904259249f6
commit bb8f5162fd76bba8a5bf661f674f4904259249f6
Author: Pavel Kubelun <be.dissent at gmail.com>
AuthorDate: Tue Nov 8 15:52:46 2016 +0300
ipq806x: fix pci pins
Fix pci pins drive-strength according to oem sources.
Signed-off-by: Pavel Kubelun <be.dissent at gmail.com>
---
target/linux/ipq806x/files/arch/arm/boot/dts/qcom-ipq8065.dtsi | 7 ++++---
.../112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch | 9 +++++----
2 files changed, 9 insertions(+), 7 deletions(-)
diff --git a/target/linux/ipq806x/files/arch/arm/boot/dts/qcom-ipq8065.dtsi b/target/linux/ipq806x/files/arch/arm/boot/dts/qcom-ipq8065.dtsi
index 0d54303..bff9979 100644
--- a/target/linux/ipq806x/files/arch/arm/boot/dts/qcom-ipq8065.dtsi
+++ b/target/linux/ipq806x/files/arch/arm/boot/dts/qcom-ipq8065.dtsi
@@ -305,7 +305,7 @@
mux {
pins = "gpio3";
function = "pcie1_rst";
- drive-strength = <12>;
+ drive-strength = <2>;
bias-disable;
};
};
@@ -314,7 +314,7 @@
mux {
pins = "gpio48";
function = "pcie2_rst";
- drive-strength = <12>;
+ drive-strength = <2>;
bias-disable;
};
};
@@ -323,8 +323,9 @@
mux {
pins = "gpio63";
function = "pcie3_rst";
- drive-strength = <12>;
+ drive-strength = <2>;
bias-disable;
+ output-low;
};
};
};
diff --git a/target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch b/target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
index 2394926..31a384f 100644
--- a/target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
+++ b/target/linux/ipq806x/patches-4.4/112-ARM-dts-qcom-add-pcie-nodes-to-ipq806x-platforms.patch
@@ -63,7 +63,7 @@ Signed-off-by: Mathieu Olivari <mathieu at codeaurora.org>
/ {
model = "Qualcomm IPQ8064";
-@@ -99,6 +102,33 @@
+@@ -99,6 +102,34 @@
interrupt-controller;
#interrupt-cells = <2>;
interrupts = <0 16 0x4>;
@@ -72,7 +72,7 @@ Signed-off-by: Mathieu Olivari <mathieu at codeaurora.org>
+ mux {
+ pins = "gpio3";
+ function = "pcie1_rst";
-+ drive-strength = <12>;
++ drive-strength = <2>;
+ bias-disable;
+ };
+ };
@@ -81,7 +81,7 @@ Signed-off-by: Mathieu Olivari <mathieu at codeaurora.org>
+ mux {
+ pins = "gpio48";
+ function = "pcie2_rst";
-+ drive-strength = <12>;
++ drive-strength = <2>;
+ bias-disable;
+ };
+ };
@@ -90,8 +90,9 @@ Signed-off-by: Mathieu Olivari <mathieu at codeaurora.org>
+ mux {
+ pins = "gpio63";
+ function = "pcie3_rst";
-+ drive-strength = <12>;
++ drive-strength = <2>;
+ bias-disable;
++ output-low;
+ };
+ };
};
More information about the lede-commits
mailing list