[RFC PATCH v4 2/5] dt-bindings: riscv: Add Svadu Entry
Yong-Xuan Wang
yongxuan.wang at sifive.com
Wed May 29 02:33:45 PDT 2024
Hi Conor,
On Mon, May 27, 2024 at 11:09 PM Conor Dooley <conor at kernel.org> wrote:
>
> On Fri, May 24, 2024 at 06:33:02PM +0800, Yong-Xuan Wang wrote:
> > Add an entry for the Svadu extension to the riscv,isa-extensions property.
> >
> > Signed-off-by: Yong-Xuan Wang <yongxuan.wang at sifive.com>
> > Acked-by: Conor Dooley <conor.dooley at microchip.com>
> > Reviewed-by: Andrew Jones <ajones at ventanamicro.com>
>
> I'm going to un-ack this, not because you did something wrong per se,
> but because there's some discussion on the OpenSBI list about what is
> and what is not backwards compatible and how an OS should interpret
> svade and svadu:
> https://lists.infradead.org/pipermail/opensbi/2024-May/006949.html
>
> Thanks,
> Conor.
>
ok. I will remove it in the next version.
Regards,
Yong-Xuan
> > ---
> > Documentation/devicetree/bindings/riscv/extensions.yaml | 6 ++++++
> > 1 file changed, 6 insertions(+)
> >
> > diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/Documentation/devicetree/bindings/riscv/extensions.yaml
> > index 468c646247aa..598a5841920f 100644
> > --- a/Documentation/devicetree/bindings/riscv/extensions.yaml
> > +++ b/Documentation/devicetree/bindings/riscv/extensions.yaml
> > @@ -153,6 +153,12 @@ properties:
> > ratified at commit 3f9ed34 ("Add ability to manually trigger
> > workflow. (#2)") of riscv-time-compare.
> >
> > + - const: svadu
> > + description: |
> > + The standard Svadu supervisor-level extension for hardware updating
> > + of PTE A/D bits as ratified at commit c1abccf ("Merge pull request
> > + #25 from ved-rivos/ratified") of riscv-svadu.
> > +
> > - const: svinval
> > description:
> > The standard Svinval supervisor-level extension for fine-grained
> > --
> > 2.17.1
> >
More information about the kvm-riscv
mailing list