[PATCH -next v15 13/19] riscv: signal: Add sigcontext save/restore for vector
Conor Dooley
conor.dooley at microchip.com
Mon Mar 20 06:37:22 PDT 2023
On Fri, Mar 17, 2023 at 11:35:32AM +0000, Andy Chiu wrote:
> From: Greentime Hu <greentime.hu at sifive.com>
>
> This patch facilitates the existing fp-reserved words for placement of
> the first extension's context header on the user's sigframe. A context
> header consists of a distinct magic word and the size, including the
> header itself, of an extension on the stack. Then, the frame is followed
> by the context of that extension, and then a header + context body for
> another extension if exists. If there is no more extension to come, then
> the frame must be ended with a null context header. A special case is
> rv64gc, where the kernel support no extensions requiring to expose
> additional regfile to the user. In such case the kernel would place the
> null context header right after the first reserved word of
> __riscv_q_ext_state when saving sigframe. And the kernel would check if
> all reserved words are zeros when a signal handler returns.
>
> __riscv_q_ext_state---->| |<-__riscv_extra_ext_header
> ~ ~
> .reserved[0]--->|0 |<- .reserved
> <-------|magic |<- .hdr
> | |size |_______ end of sc_fpregs
> | |ext-bdy|
> | ~ ~
> +)size ------->|magic |<- another context header
> |size |
> |ext-bdy|
> ~ ~
> |magic:0|<- null context header
> |size:0 |
>
> The vector registers will be saved in datap pointer. The datap pointer
> will be allocated dynamically when the task needs in kernel space. On
> the other hand, datap pointer on the sigframe will be set right after
> the __riscv_v_ext_state data structure.
>
> Co-developed-by: Vincent Chen <vincent.chen at sifive.com>
> Signed-off-by: Vincent Chen <vincent.chen at sifive.com>
> Signed-off-by: Greentime Hu <greentime.hu at sifive.com>
> Suggested-by: Vineet Gupta <vineetg at rivosinc.com>
> Suggested-by: Richard Henderson <richard.henderson at linaro.org>
> Co-developed-by: Andy Chiu <andy.chiu at sifive.com>
> Signed-off-by: Andy Chiu <andy.chiu at sifive.com>
Sparse, or at least Palmer's hacked up version of it that I am running
[1] complains a bit about this patch, that you've added a few:
+ 1 ../arch/riscv/kernel/signal.c:145:29: warning: incorrect type in initializer (different address spaces)
+ 1 ../arch/riscv/kernel/signal.c:171:24: warning: incorrect type in initializer (different address spaces)
+ 1 ../arch/riscv/kernel/signal.c:172:24: warning: incorrect type in initializer (different address spaces)
+ 1 ../arch/riscv/kernel/signal.c:268:47: warning: incorrect type in initializer (different address spaces)
+ 1 ../arch/riscv/kernel/signal.c:282:16: warning: incorrect type in initializer (different address spaces)
+ 1 ../arch/riscv/kernel/signal.c:283:16: warning: incorrect type in initializer (different address spaces)
Please have a look at those, and check whether they're valid complaints.
Otherwise, this version of this patch seems a lot nicer than the last
version, so that makes me happy at least, even if sparse isn't..
Acked-by: Conor Dooley <conor.dooley at microchip.com>
Cheers,
Conor.
1 - https://git.kernel.org/pub/scm/linux/kernel/git/palmer/sparse.git/ riscv-zicbom
> ---
> arch/riscv/include/uapi/asm/ptrace.h | 15 ++
> arch/riscv/include/uapi/asm/sigcontext.h | 16 ++-
> arch/riscv/kernel/setup.c | 3 +
> arch/riscv/kernel/signal.c | 174 +++++++++++++++++++++--
> 4 files changed, 193 insertions(+), 15 deletions(-)
>
> diff --git a/arch/riscv/include/uapi/asm/ptrace.h b/arch/riscv/include/uapi/asm/ptrace.h
> index e8d127ec5cf7..e17c550986a6 100644
> --- a/arch/riscv/include/uapi/asm/ptrace.h
> +++ b/arch/riscv/include/uapi/asm/ptrace.h
> @@ -71,6 +71,21 @@ struct __riscv_q_ext_state {
> __u32 reserved[3];
> };
>
> +struct __riscv_ctx_hdr {
> + __u32 magic;
> + __u32 size;
> +};
> +
> +struct __riscv_extra_ext_header {
> + __u32 __padding[129] __attribute__((aligned(16)));
> + /*
> + * Reserved for expansion of sigcontext structure. Currently zeroed
> + * upon signal, and must be zero upon sigreturn.
> + */
> + __u32 reserved;
> + struct __riscv_ctx_hdr hdr;
> +};
> +
> union __riscv_fp_state {
> struct __riscv_f_ext_state f;
> struct __riscv_d_ext_state d;
> diff --git a/arch/riscv/include/uapi/asm/sigcontext.h b/arch/riscv/include/uapi/asm/sigcontext.h
> index 84f2dfcfdbce..8b8a8541673a 100644
> --- a/arch/riscv/include/uapi/asm/sigcontext.h
> +++ b/arch/riscv/include/uapi/asm/sigcontext.h
> @@ -8,6 +8,17 @@
>
> #include <asm/ptrace.h>
>
> +/* The Magic number for signal context frame header. */
> +#define RISCV_V_MAGIC 0x53465457
> +#define END_MAGIC 0x0
> +
> +/* The size of END signal context header. */
> +#define END_HDR_SIZE 0x0
> +
> +struct __sc_riscv_v_state {
> + struct __riscv_v_ext_state v_state;
> +} __attribute__((aligned(16)));
> +
> /*
> * Signal context structure
> *
> @@ -16,7 +27,10 @@
> */
> struct sigcontext {
> struct user_regs_struct sc_regs;
> - union __riscv_fp_state sc_fpregs;
> + union {
> + union __riscv_fp_state sc_fpregs;
> + struct __riscv_extra_ext_header sc_extdesc;
> + };
> };
>
> #endif /* _UAPI_ASM_RISCV_SIGCONTEXT_H */
> diff --git a/arch/riscv/kernel/setup.c b/arch/riscv/kernel/setup.c
> index 376d2827e736..b9b3e03b2564 100644
> --- a/arch/riscv/kernel/setup.c
> +++ b/arch/riscv/kernel/setup.c
> @@ -262,6 +262,8 @@ static void __init parse_dtb(void)
> #endif
> }
>
> +extern void __init init_rt_signal_env(void);
> +
> void __init setup_arch(char **cmdline_p)
> {
> parse_dtb();
> @@ -299,6 +301,7 @@ void __init setup_arch(char **cmdline_p)
>
> riscv_init_cbom_blocksize();
> riscv_fill_hwcap();
> + init_rt_signal_env();
> apply_boot_alternatives();
> if (IS_ENABLED(CONFIG_RISCV_ISA_ZICBOM) &&
> riscv_isa_extension_available(NULL, ZICBOM))
> diff --git a/arch/riscv/kernel/signal.c b/arch/riscv/kernel/signal.c
> index eefc78d74055..55d2215d18ea 100644
> --- a/arch/riscv/kernel/signal.c
> +++ b/arch/riscv/kernel/signal.c
> @@ -18,9 +18,11 @@
> #include <asm/signal.h>
> #include <asm/signal32.h>
> #include <asm/switch_to.h>
> +#include <asm/vector.h>
> #include <asm/csr.h>
>
> extern u32 __user_rt_sigreturn[2];
> +static size_t riscv_v_sc_size __ro_after_init;
>
> #define DEBUG_SIG 0
>
> @@ -62,12 +64,87 @@ static long save_fp_state(struct pt_regs *regs,
> #define restore_fp_state(task, regs) (0)
> #endif
>
> +#ifdef CONFIG_RISCV_ISA_V
> +
> +static long save_v_state(struct pt_regs *regs, void **sc_vec)
> +{
> + struct __riscv_ctx_hdr __user *hdr;
> + struct __sc_riscv_v_state __user *state;
> + void __user *datap;
> + long err;
> +
> + hdr = *sc_vec;
> + /* Place state to the user's signal context space after the hdr */
> + state = (struct __sc_riscv_v_state *)(hdr + 1);
> + /* Point datap right after the end of __sc_riscv_v_state */
> + datap = state + 1;
> +
> + /* datap is designed to be 16 byte aligned for better performance */
> + WARN_ON(unlikely(!IS_ALIGNED((unsigned long)datap, 16)));
> +
> + riscv_v_vstate_save(current, regs);
> + /* Copy everything of vstate but datap. */
> + err = __copy_to_user(&state->v_state, ¤t->thread.vstate,
> + offsetof(struct __riscv_v_ext_state, datap));
> + /* Copy the pointer datap itself. */
> + err |= __put_user(datap, &state->v_state.datap);
> + /* Copy the whole vector content to user space datap. */
> + err |= __copy_to_user(datap, current->thread.vstate.datap, riscv_v_vsize);
> + /* Copy magic to the user space after saving all vector conetext */
> + err |= __put_user(RISCV_V_MAGIC, &hdr->magic);
> + err |= __put_user(riscv_v_sc_size, &hdr->size);
> + if (unlikely(err))
> + return err;
> +
> + /* Only progress the sv_vec if everything has done successfully */
> + *sc_vec += riscv_v_sc_size;
> + return 0;
> +}
> +
> +/*
> + * Restore Vector extension context from the user's signal frame. This function
> + * assumes a valid extension header. So magic and size checking must be done by
> + * the caller.
> + */
> +static long __restore_v_state(struct pt_regs *regs, void *sc_vec)
> +{
> + long err;
> + struct __sc_riscv_v_state __user *state = sc_vec;
> + void __user *datap;
> +
> + /* Copy everything of __sc_riscv_v_state except datap. */
> + err = __copy_from_user(¤t->thread.vstate, &state->v_state,
> + offsetof(struct __riscv_v_ext_state, datap));
> + if (unlikely(err))
> + return err;
> +
> + /* Copy the pointer datap itself. */
> + err = __get_user(datap, &state->v_state.datap);
> + if (unlikely(err))
> + return err;
> + /*
> + * Copy the whole vector content from user space datap. Use
> + * copy_from_user to prevent information leak.
> + */
> + err = copy_from_user(current->thread.vstate.datap, datap, riscv_v_vsize);
> + if (unlikely(err))
> + return err;
> +
> + riscv_v_vstate_restore(current, regs);
> +
> + return err;
> +}
> +#else
> +#define save_v_state(task, regs) (0)
> +#define __restore_v_state(task, regs) (0)
> +#endif
> +
> static long restore_sigcontext(struct pt_regs *regs,
> struct sigcontext __user *sc)
> {
> + void *sc_ext_ptr = &sc->sc_extdesc.hdr;
> + __u32 rsvd;
> long err;
> - size_t i;
> -
> /* sc_regs is structured the same as the start of pt_regs */
> err = __copy_from_user(regs, &sc->sc_regs, sizeof(sc->sc_regs));
> if (unlikely(err))
> @@ -80,32 +157,81 @@ static long restore_sigcontext(struct pt_regs *regs,
> return err;
> }
>
> - /* We support no other extension state at this time. */
> - for (i = 0; i < ARRAY_SIZE(sc->sc_fpregs.q.reserved); i++) {
> - u32 value;
> + /* Check the reserved word before extensions parsing */
> + err = __get_user(rsvd, &sc->sc_extdesc.reserved);
> + if (unlikely(err))
> + return err;
> + if (unlikely(rsvd))
> + return -EINVAL;
> +
> + while (!err) {
> + __u32 magic, size;
> + struct __riscv_ctx_hdr *head = sc_ext_ptr;
>
> - err = __get_user(value, &sc->sc_fpregs.q.reserved[i]);
> + err |= __get_user(magic, &head->magic);
> + err |= __get_user(size, &head->size);
> if (unlikely(err))
> + return err;
> +
> + sc_ext_ptr += sizeof(*head);
> + switch (magic) {
> + case END_MAGIC:
> + if (size != END_HDR_SIZE)
> + return -EINVAL;
> +
> + return 0;
> + case RISCV_V_MAGIC:
> + if (!has_vector() || !riscv_v_vstate_query(regs) ||
> + size != riscv_v_sc_size)
> + return -EINVAL;
> +
> + err = __restore_v_state(regs, sc_ext_ptr);
> break;
> - if (value != 0)
> + default:
> return -EINVAL;
> + }
> + sc_ext_ptr = (void *)head + size;
> }
> return err;
> }
>
> +static size_t get_rt_frame_size(void)
> +{
> + struct rt_sigframe __user *frame;
> + size_t frame_size;
> + size_t total_context_size = 0;
> +
> + frame_size = sizeof(*frame);
> +
> + if (has_vector() && riscv_v_vstate_query(task_pt_regs(current)))
> + total_context_size += riscv_v_sc_size;
> + /*
> + * Preserved a __riscv_ctx_hdr for END signal context header if an
> + * extension uses __riscv_extra_ext_header
> + */
> + if (total_context_size)
> + total_context_size += sizeof(struct __riscv_ctx_hdr);
> +
> + frame_size += total_context_size;
> +
> + frame_size = round_up(frame_size, 16);
> + return frame_size;
> +}
> +
> SYSCALL_DEFINE0(rt_sigreturn)
> {
> struct pt_regs *regs = current_pt_regs();
> struct rt_sigframe __user *frame;
> struct task_struct *task;
> sigset_t set;
> + size_t frame_size = get_rt_frame_size();
>
> /* Always make any pending restarted system calls return -EINTR */
> current->restart_block.fn = do_no_restart_syscall;
>
> frame = (struct rt_sigframe __user *)regs->sp;
>
> - if (!access_ok(frame, sizeof(*frame)))
> + if (!access_ok(frame, frame_size))
> goto badframe;
>
> if (__copy_from_user(&set, &frame->uc.uc_sigmask, sizeof(set)))
> @@ -139,17 +265,22 @@ static long setup_sigcontext(struct rt_sigframe __user *frame,
> struct pt_regs *regs)
> {
> struct sigcontext __user *sc = &frame->uc.uc_mcontext;
> + struct __riscv_ctx_hdr *sc_ext_ptr = &sc->sc_extdesc.hdr;
> long err;
> - size_t i;
>
> /* sc_regs is structured the same as the start of pt_regs */
> err = __copy_to_user(&sc->sc_regs, regs, sizeof(sc->sc_regs));
> /* Save the floating-point state. */
> if (has_fpu())
> err |= save_fp_state(regs, &sc->sc_fpregs);
> - /* We support no other extension state at this time. */
> - for (i = 0; i < ARRAY_SIZE(sc->sc_fpregs.q.reserved); i++)
> - err |= __put_user(0, &sc->sc_fpregs.q.reserved[i]);
> + /* Save the vector state. */
> + if (has_vector() && riscv_v_vstate_query(regs))
> + err |= save_v_state(regs, (void **)&sc_ext_ptr);
> + /* Write zero to fp-reserved space and check it on restore_sigcontext */
> + err |= __put_user(0, &sc->sc_extdesc.reserved);
> + /* And put END __riscv_ctx_hdr at the end. */
> + err |= __put_user(END_MAGIC, &sc_ext_ptr->magic);
> + err |= __put_user(END_HDR_SIZE, &sc_ext_ptr->size);
>
> return err;
> }
> @@ -174,6 +305,13 @@ static inline void __user *get_sigframe(struct ksignal *ksig,
> /* Align the stack frame. */
> sp &= ~0xfUL;
>
> + /*
> + * Fail if the size of the altstack is not large enough for the
> + * sigframe construction.
> + */
> + if (current->sas_ss_size && sp < current->sas_ss_sp)
> + return (void __user __force *)-1UL;
> +
> return (void __user *)sp;
> }
>
> @@ -182,9 +320,10 @@ static int setup_rt_frame(struct ksignal *ksig, sigset_t *set,
> {
> struct rt_sigframe __user *frame;
> long err = 0;
> + size_t frame_size = get_rt_frame_size();
>
> - frame = get_sigframe(ksig, regs, sizeof(*frame));
> - if (!access_ok(frame, sizeof(*frame)))
> + frame = get_sigframe(ksig, regs, frame_size);
> + if (!access_ok(frame, frame_size))
> return -EFAULT;
>
> err |= copy_siginfo_to_user(&frame->info, &ksig->info);
> @@ -338,3 +477,10 @@ asmlinkage __visible void do_work_pending(struct pt_regs *regs,
> thread_info_flags = read_thread_flags();
> } while (thread_info_flags & _TIF_WORK_MASK);
> }
> +
> +void init_rt_signal_env(void);
> +void __init init_rt_signal_env(void)
> +{
> + riscv_v_sc_size = sizeof(struct __riscv_ctx_hdr) +
> + sizeof(struct __sc_riscv_v_state) + riscv_v_vsize;
> +}
> --
> 2.17.1
>
>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/kvm-riscv/attachments/20230320/8ecce2ca/attachment-0001.sig>
More information about the kvm-riscv
mailing list