[PATCH -next v17 07/20] riscv: Introduce riscv_v_vsize to record size of Vector context
Heiko Stübner
heiko at sntech.de
Fri Mar 31 04:02:52 PDT 2023
Am Montag, 27. März 2023, 18:49:27 CEST schrieb Andy Chiu:
> From: Greentime Hu <greentime.hu at sifive.com>
>
> This patch is used to detect the size of CPU vector registers and use
> riscv_v_vsize to save the size of all the vector registers.
> It assumes all
> harts has the same capabilities in a SMP system.
is this mandated somewhere?
Because for most other things we seem to want to check that this is
actually true.
So somehow I'd expect the kernel to at least check the VLEN on each
hart and loudly complain if those do not match?
> Co-developed-by: Guo Ren <guoren at linux.alibaba.com>
> Signed-off-by: Guo Ren <guoren at linux.alibaba.com>
> Co-developed-by: Vincent Chen <vincent.chen at sifive.com>
> Signed-off-by: Vincent Chen <vincent.chen at sifive.com>
> Signed-off-by: Greentime Hu <greentime.hu at sifive.com>
> Signed-off-by: Andy Chiu <andy.chiu at sifive.com>
> Reviewed-by: Conor Dooley <conor.dooley at microchip.com>
Tested-by: Heiko Stuebner <heiko.stuebner at vrull.eu>
Heiko
More information about the kvm-riscv
mailing list