[PATCH 0/4] RISCV: Add kvm Sstc timer selftest

Haibo Xu xiaobo55x at gmail.com
Thu Jul 27 18:37:36 PDT 2023


On Thu, Jul 27, 2023 at 11:14 PM Sean Christopherson <seanjc at google.com> wrote:
>
> On Thu, Jul 27, 2023, Haibo Xu wrote:
> > The sstc_timer selftest is used to validate Sstc timer functionality
> > in a guest, which sets up periodic timer interrupts and check the
> > basic interrupt status upon its receipt.
> >
> > This KVM selftest was ported from aarch64 arch_timer and tested
> > with Linux v6.5-rc3 on a Qemu riscv64 virt machine.
>
> Would it be possible to extract the ARM bits from arch_timer and make the bulk of
> the test common to ARM and RISC-V?  At a glance, there is quite a bit of copy+paste.

Sure, I will have a try to consolidate the common code for ARM and RISC-V in v2.

Thanks,
Haibo



More information about the kvm-riscv mailing list