[PATCH] KVM: RISC-V: Avoid spurious virtual interrupts after clearing hideleg CSR
vincent.chen at sifive.com
Wed Dec 22 19:13:42 PST 2021
When the last VM is terminated, the host kernel will invoke function
hardware_disable_nolock() on each CPU to disable the related virtualization
functions. Here, RISC-V currently only clears hideleg CSR and hedeleg CSR.
This behavior will cause the host kernel to receive spurious interrupts if
hvip CSR has pending interrupts and the corresponding enable bits in vsie
CSR are asserted. To avoid it, hvip CSR and vsie CSR shall be cleared
earlier than hideleg CSR.
Signed-off-by: Vincent Chen <vincent.chen at sifive.com>
arch/riscv/kvm/main.c | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/riscv/kvm/main.c b/arch/riscv/kvm/main.c
index 421ecf4e6360..31777d29e864 100644
@@ -58,6 +58,14 @@ int kvm_arch_hardware_enable(void)
+ * After clearing the hideleg CSR, the host kernel will receive spurious
+ * interrupts if hvip CSR has pending interrupts and the corresponding
+ * enable bits in vsie CSR are asserted. To avoid it, hvip CSR and
+ * vsie CSR shall be cleared early than hideleg CSR.
+ csr_write(CSR_VSIE, 0);
+ csr_write(CSR_HVIP, 0);
More information about the kvm-riscv