[PATCH 0/4] ARM: i.MX6UL: initialize snvs peripheral

Stefan Kerkmann s.kerkmann at pengutronix.de
Wed Jun 3 06:33:41 PDT 2026


This series adds snvs peripheral initialization for the i.MX6UL soc
which is necessary to write values into the snvs lpgpr register. 

To make the code more consistent across the i.MX6/7/8M families some
smaller cleanups are included as well.

Signed-off-by: Stefan Kerkmann <s.kerkmann at pengutronix.de>
---
Stefan Kerkmann (4):
      nvmem: snvs_lpgpr: remove unnecessary cfg->name assignment
      ARM: i.MX8M/i.MX7: initialize SNVS glitch detection for all families
      ARM: i.MX7: snvs: rename imx7_snvs_init -> imx7_setup_snvs
      ARM: i.MX6UL: initialize SNVS

 arch/arm/mach-imx/Kconfig    |  2 +-
 arch/arm/mach-imx/cpu_init.c |  2 ++
 arch/arm/mach-imx/snvs.c     | 22 +++++++++++++++-------
 drivers/nvmem/snvs_lpgpr.c   |  1 -
 include/mach/imx/snvs.h      |  3 ++-
 5 files changed, 20 insertions(+), 10 deletions(-)
---
base-commit: 9f6b78063a365b5b2674663ba844fa928937f203
change-id: 20260603-feature-snvs-imx6ul-0de78e5d36a9

Best regards,
--  
Stefan Kerkmann <s.kerkmann at pengutronix.de>




More information about the barebox mailing list