[PATCH v3 0/3] NXP IFC nand driver
Renaud Barbier
renaud.barbier at abaco.com
Fri Aug 13 01:16:45 PDT 2021
This version 3 of the patch addresses the follwoing comments:
* Move the NAND timings initialisation to the mach-layerscape machine
* fsl_chip_ctrl_init returns errors.
* NAND commit message specifies from where the driver is derived from.
Renaud Barbier (3):
ARM: atomic.h: add 64-bit counter support
nand: add NXP IFC nand driver
ls1046ardb: enable IFC NAND.
arch/arm/configs/layerscape_defconfig | 11 +
arch/arm/mach-layerscape/Makefile | 1 +
arch/arm/mach-layerscape/nand.c | 44 ++
drivers/mtd/nand/Kconfig | 7 +
drivers/mtd/nand/Makefile | 1 +
drivers/mtd/nand/fsl_ifc.h | 116 +++
drivers/mtd/nand/nand_fsl_ifc.c | 1038 +++++++++++++++++++++++++
include/asm-generic/atomic-long.h | 63 --
include/asm-generic/atomic.h | 49 ++
include/linux/fsl_ifc.h | 305 ++++++++
10 files changed, 1572 insertions(+), 63 deletions(-)
create mode 100644 arch/arm/mach-layerscape/nand.c
create mode 100644 drivers/mtd/nand/fsl_ifc.h
create mode 100644 drivers/mtd/nand/nand_fsl_ifc.c
create mode 100644 include/linux/fsl_ifc.h
--
2.27.0
More information about the barebox
mailing list