[PATCH 0/4] ppc: memory layout and memtest
Renaud Barbier
renaud.barbier at ge.com
Thu Feb 27 08:46:55 EST 2014
This patchset updates the PPC memory layout and memtest:
- Memory regions on PPC are redefined to prevent corruption of critical memory
areas while running the memtest.
- To support the memory test framework with cache disabled, a TLB remapping
function is added for the memtest to enable/disable caching on a mapped
memory region.
- To prevent memtest failure, the memory test is updated to exclude memory
region at the bank start.
Finally, the configuration files are updated for the DA923RC and P2020RDB.
Renaud Barbier (4):
ppc: fix memory layout to prevent corruption during memtest
ppc: add support for memtest with cache disabled
memtest: exclude page starting at address 0.
ppc: P2020RDB and DA923RC configuration
arch/ppc/configs/da923rc_defconfig | 2 +
arch/ppc/configs/p2020rdb_defconfig | 2 +
arch/ppc/cpu-85xx/Makefile | 1 +
arch/ppc/cpu-85xx/mmu.c | 54 ++++++++++++++++++++++++++++++
arch/ppc/cpu-85xx/start.S | 3 --
arch/ppc/cpu-85xx/tlb.c | 17 +++++++++-
arch/ppc/include/asm/mmu.h | 6 +++
arch/ppc/lib/board.c | 6 +---
arch/ppc/mach-mpc85xx/Kconfig | 3 ++
arch/ppc/mach-mpc85xx/barebox.lds.S | 8 +++--
arch/ppc/mach-mpc85xx/include/mach/mmu.h | 5 +++
commands/memtest.c | 10 +++---
include/asm-generic/memory_layout.h | 4 ++
13 files changed, 104 insertions(+), 17 deletions(-)
create mode 100644 arch/ppc/cpu-85xx/mmu.c
More information about the barebox
mailing list