SD card experts wanted
Johannes Stezenbach
js at sig21.net
Thu Aug 30 12:47:20 EDT 2012
Hi,
On Thu, Aug 30, 2012 at 03:08:19PM +0200, Juergen Beisert wrote:
> Johannes Stezenbach wrote:
> >
> > MMC has the following speed modes:
> >
> > - legacy 0-26MHz
> > - high speed SDR 0-52MHz
> > - high speed DDR 0-52MHz
> > - HS200 SDR 0-200MHz
>
> Ahh, here come the curious 26 MHz and 52 MHz into the game. Its related to MMC
> only.
>
> > while SD has:
> >
> > - SDR12
> > - SDR25
> > - SDR50
> > - SDR104
> > - DDR50
> >
> > So my guess is that MMC_MODE_HS maps to SDR25 for SD-only,
> > and MMC_MODE_HS_52MHz maps to SDR50 for SD and MMC.
> >
> > (Apparently mmc_change_freq always sets MMC_MODE_HS, it is
> > meaningless for MMC.)
> >
> > Thus, mci_startup_sd() should do:
> > if (mci->card_caps & MMC_MODE_HS)
> > mci_set_clock(mci, 25000000);
> > else
> > mci_set_clock(mci, 12500000);
>
> As far as I understand the spec, there is a max. speed field in the CSD which
> tells us the regular max. speed of this card. And the fields from the CSR can
> overwrite the CSD settings. So, a card which reports 25 MHz in the CSD can
> still enable 50 MHz (SDR50) in the CSR and the SDHC then can use 50 MHz for
> the clock. But maybe I'm wrong here.
What I wrote is not even correct ;-/
SD has legacy Default Mode and legacy High Speed mode,
and "Ultra High Speed" modes. SDR12, SDR25, SDR50, SDR104 and DDR50
are all UHS modes. And Default Mode and SDR12 support up to 12.5MB/s,
but the bus clock is up to 25MHz (4 bit parallel).
So the code in mci_startup_sd() is correct as is.
See table in 3.9.6 Summary of Bus Speed Mode.
Regarding CSD, my understanding is that TRAN_SPEED only
applies to legacy Default Mode. If the card supports HS mode
or UHS modes then it must be able to use 50MHz clock.
(This is stated below Table 5-6: Maximum Data Transfer Rate Definition)
> On the other hand: why switching the clock speed inside the SD card? The spec
> defines, the SDHC can switch the clock speed at any time, at least it must be
> below or equal to the max. clock speed the card supports.
I suppose the card's controller needs to know how to program
internal clock dividers.
Best Regards
Johannes
More information about the barebox
mailing list